13#ifndef CIRCT_TRANSLATION_EXPORTVERILOG_H
14#define CIRCT_TRANSLATION_EXPORTVERILOG_H
16#include "mlir/IR/BuiltinOps.h"
17#include "mlir/Pass/Pass.h"
21#define GEN_PASS_DECL_TESTAPPLYLOWERINGOPTION
22#define GEN_PASS_DECL_HWLOWERINSTANCECHOICES
23#define GEN_PASS_DECL_PREPAREFOREMISSION
24#define GEN_PASS_DECL_LEGALIZEANONENUMS
25#define GEN_PASS_DECL_EXPORTSPLITVERILOG
26#define GEN_PASS_DECL_EXPORTVERILOG
27#include "circt/Conversion/Passes.h.inc"
30class HWEmittableModuleLike;
33std::unique_ptr<mlir::Pass>
41std::unique_ptr<mlir::Pass>
46std::unique_ptr<mlir::Pass>
51mlir::LogicalResult
exportVerilog(mlir::ModuleOp module, llvm::raw_ostream &os);
58 llvm::StringRef dirname);
The InstanceGraph op interface, see InstanceGraphInterface.td for more details.
std::unique_ptr< mlir::Pass > createExportSplitVerilogPass(llvm::StringRef directory="./")
std::unique_ptr< mlir::Pass > createHWLowerInstanceChoicesPass()
mlir::LogicalResult exportVerilog(mlir::ModuleOp module, llvm::raw_ostream &os)
Export a module containing HW, and SV dialect code.
mlir::LogicalResult exportSplitVerilog(mlir::ModuleOp module, llvm::StringRef dirname)
Export a module containing HW, and SV dialect code, as one file per SV module.
std::unique_ptr< mlir::Pass > createLegalizeAnonEnumsPass()
std::unique_ptr< mlir::Pass > createTestApplyLoweringOptionPass()
std::unique_ptr< mlir::Pass > createExportVerilogPass()
std::unique_ptr< mlir::Pass > createPrepareForEmissionPass()