|
bool | circt::ExportVerilog::isSimpleReadOrPort (Value v) |
| Check if the value is from read of a wire or reg or is a port.
|
|
StringAttr | circt::ExportVerilog::inferStructuralNameForTemporary (Value expr) |
| Given an expression that is spilled into a temporary wire, try to synthesize a better name than "_T_42" based on the structure of the expression.
|
|
static bool | circt::ExportVerilog::isExpressionAlwaysInline (Operation *op) |
| Return true for operations that must always be inlined into a containing expression for correctness.
|
|
StringRef | circt::ExportVerilog::getSymOpName (Operation *symOp) |
| Return the verilog name of the operations that can define a symbol.
|
|
static bool | circt::ExportVerilog::isConstantExpression (Operation *op) |
| Return whether an operation is a constant.
|
|
bool | circt::ExportVerilog::isVerilogExpression (Operation *op) |
| This predicate returns true if the specified operation is considered a potentially inlinable Verilog expression.
|
|
bool | circt::ExportVerilog::isZeroBitType (Type type) |
| Return true if this is a zero bit type, e.g.
|
|
bool | circt::ExportVerilog::isExpressionEmittedInline (Operation *op, const LoweringOptions &options) |
| Return true if this expression should be emitted inline into any statement that uses it.
|
|
LogicalResult | circt::ExportVerilog::lowerHWInstanceChoices (mlir::ModuleOp module) |
| Generates the macros used by instance choices.
|
|
LogicalResult | circt::ExportVerilog::prepareHWModule (Block &block, const LoweringOptions &options) |
| For each module we emit, do a prepass over the structure, pre-lowering and otherwise rewriting operations we don't want to emit.
|
|
LogicalResult | circt::ExportVerilog::prepareHWModule (hw::HWEmittableModuleLike module, const LoweringOptions &options) |
|
void | circt::ExportVerilog::pruneZeroValuedLogic (hw::HWEmittableModuleLike module) |
|
GlobalNameTable | circt::ExportVerilog::legalizeGlobalNames (ModuleOp topLevel, const LoweringOptions &options) |
| Rewrite module names and interfaces to not conflict with each other or with Verilog keywords.
|
|