CIRCT
Circuit IR Compilers and Tools
Community
Forums
Chat
Source
Doxygen
GitHub
AIG
AIG Docs
AIG Longest Path Analysis
Prev -
Next - 'arc' Dialect
Home
Talks and Related Publications
Getting Started
Code Documentation
-
CommandGuide
+
handshake-runner
CIRCT Charter
Dialects
-
AIG
+
AIG Longest Path Analysis
'aig' Dialect
'arc' Dialect
'calyx' Dialect
'chirrtl' Dialect
'comb' Dialect
+
`comb` Dialect Rationale
'dc' Dialect
+
DC Dialect Rationale
'emit' Dialect
+
Emission (Emit) Dialect Rationale
'esi' Dialect
+
ESI data types and communication types
ESI Global Services
ESI Software APIs
Miscellaneous Notes
The Elastic Silicon Interconnect dialect
'firrtl' Dialect
+
FIRRTL Annotations
FIRRTL Dialect Rationale
Intrinsics
'fsm' Dialect
+
FSM Dialect Rationale
'handshake' Dialect
+
Handshake Dialect Rationale
'hw' Dialect
+
HW Dialect Rationale
'hwarith' Dialect
+
HW Arith Dialect Rationale
'kanagawa' Dialect
+
`kanagawa` Dialect Rationale
'llhd' Dialect
'loopschedule' Dialect
+
LoopSchedule Dialect Rationale
'msft' Dialect
'om' Dialect
+
Object Model Dialect Rationale
'pipeline' Dialect
+
Pipeline Dialect Rationale
'rtgtest' Dialect
'seq' Dialect
+
Seq(uential) Dialect Rationale
'ssp' Dialect
+
SSP Dialect Rationale
'sv' Dialect
+
SV Dialect Rationale
'systemc' Dialect
+
SystemC Dialect Rationale
Debug Dialect
Interop Dialect
+
Interoperability Dialect Rationale
LTL Dialect
Moore Dialect
Random Test Generation (RTG) Rationale
Simulation Dialect
SMT Dialect
Verif Dialect
EDA Tool Workarounds
Formal Verification Tooling
Getting Started with the CIRCT Project
HLS in CIRCT
Passes
Python CIRCT Design Entry (PyCDE)
+
Compiling CIRCT and PyCDE
PyCDE Basics
Static scheduling infrastructure
Symbol and Inner Symbol Rationale
Using the Python Bindings
Verilog and SystemVerilog Generation
CIRCT
CIRCT
CIRCT